BEGIN:VCALENDAR
PRODID:-//AddEvent Inc//AddEvent.com v1.7//EN
VERSION:2.0
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:STANDARD
DTSTART:20241103T010000
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20240310T030000
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240329T071758Z
STATUS:CONFIRMED
UID:1711696678addeventcom
SEQUENCE:0
DTSTART;VALUE=DATE:20200216
DTEND;VALUE=DATE:20200221
SUMMARY:ISSCC 2020
DESCRIPTION:Leti\, an institute of CEA-Tech\, will present four papers at ISSCC 2020:\n\nLoïck Le Guevel and co-workers\n\n« A 110mK 295μW 28nm FD-SOI CMOS Quantum Integrated Circuit with a 2.8GHz Excitation and nA Current Sensing of an On-chip Double Quantum Dot »\n\nAdrien Morel and co-workers\n\n« Self-Tunable Phase-Shifted SECE Piezoelectric Energy Harvesting IC with a 30nW MPPT achieving 446% Energy-Bandwidth Improvement and 94% Efficiency »\n\nAnthony Quelen and co-workers\n\n« Electromagnetic Mechanical Energy Harvester IC with no off-chip Component and One switching period MPPT achieving up to 95.9% end-to-end Efficiency and 460% Energy Extraction Gain »\n\nPascal Vivet and co-workers\n\n"A 220 Gops 96-core Processor with 6 Chiplets 3D-stacked on an Active Interposer offering0.6 ns/mm Latency 3 TBit/s/mm2 inter-Chiplet Interconnects and 156 mW/mm2@82% DC-DC Converters »\n\n------\n\nPowered by addevent.com \nShare your next event with us!\n
X-ALT-DESC;FMTTYPE=text/html:Leti, an institute of CEA-Tech, will present four papers at ISSCC 2020:
Loïck Le Guevel and co-workers
« A 110mK 295μW 28nm FD-SOI CMOS Quantum Integrated Circuit with a 2.8GHz Excitation and nA Current Sensing of an On-chip Double Quantum Dot »
Adrien Morel and co-workers
« Self-Tunable Phase-Shifted SECE Piezoelectric Energy Harvesting IC with a 30nW MPPT achieving 446% Energy-Bandwidth Improvement and 94% Efficiency »
Anthony Quelen and co-workers
« Electromagnetic Mechanical Energy Harvester IC with no off-chip Component and One switching period MPPT achieving up to 95.9% end-to-end Efficiency and 460% Energy Extraction Gain »
Pascal Vivet and co-workers
"A 220 Gops 96-core Processor with 6 Chiplets 3D-stacked on an Active Interposer offering0.6 ns/mm Latency 3 TBit/s/mm2 inter-Chiplet Interconnects and 156 mW/mm2@82% DC-DC Converters »
------
Powered by addevent.com
Share your next event with us!
LOCATION:San Francisco Marriott Marquis\, CA\, USA
BEGIN:VALARM
TRIGGER:-PT10080M
ACTION:DISPLAY
DESCRIPTION:Reminder
END:VALARM
TRANSP:OPAQUE
END:VEVENT
END:VCALENDAR